This is an open, public standards setting discussion and development meeting of UCF. The discussions that take place during this meeting are intended to be open to the general public and all work product derived from this meeting shall be made widely and freely available to the public. All information including exchange of technical information shall take place during open sessions of this meeting and UCF will not sponsor or support any closed or private working group, standards setting or development sessions that may take place during this meeting. Your participation in any non-public interactions or settings during this meeting are outside the scope of UCF's intended open-public meeting format.
UCF Consortium

- **Mission:**
  - Collaboration between industry, laboratories, and academia to create production grade communication frameworks and open standards for data centric and high-performance applications

- **Projects**
  - UCX – Unified Communication X – www.openucx.org
  - SparkUCX – www.sparkucx.org
  - Open RDMA

- **Board members**
  - **Jeff Kuehn**, UCF Chairman (Los Alamos National Laboratory)
  - **Gilad Shainer**, UCF President (Mellanox Technologies)
  - **Pavel Shamis**, UCF treasurer (Arm)
  - **Brad Benton**, Board Member (AMD)
  - **Duncan Poole**, Board Member (Nvidia)
  - **Pavan Balaji**, Board Member (Argonne National Laboratory)
  - **Sameh Sharkawi**, Board Member (IBM)
  - **Dhabaleswar K. (DK) Panda**, Board Member (Ohio State University)
  - **Steve Poole**, Board Member (Open Source Software Solutions)

Join

https://www.ucfconsortium.org
info@ucfconsortium.org
UCX History

Unified Communications X
An open-source, exascale-ready communications framework

- Solves decades-old problem in high-performance computing (HPC)
- Frees developers from hardware-specific implementations and laborious porting efforts
- Simplifies deployment of advanced research tools, regardless of system complexity
- Advances fields of artificial intelligence, machine learning, deep learning, and internet of things

Hardware transports
Software protocols

Los Alamos National Laboratory
Advanced Micro Devices, Argonne National Laboratory, Arm Ltd., Mellanox Technologies, NVIDIA, Stony Brook University, Oak Ridge National Laboratory, Rice University
UCX Portability

- Support for x86_64, Power 8/9, Arm v8
- U-arch tuned code for Xeon, AMD Rome/Naples, Arm v8 (Cortex-A/N1/ThunderX2/Huawei)
- First class support for AMD and Nvidia GPUs
- Runs on Servers, Raspberry PI like platforms, SmartNIC, Nvidia Jetson platforms, etc.
Annual Release Schedule 2019

UCX annual release schedule

- v1.6.0 - July '19
- v1.6.1 - October '19
- v1.7.0 – End of November '19

Major release
Feature freeze (release branch fork)
V1.6.0

- AMD GPU ROCm transport re-design: support for managed memory, direct copy, ROCm GDR
- Modular architecture for UCT transports – runtime plugins
- Random scheduling policy for DC transport
- Improved support for Vebs API
- Optimized out-of-box settings for multi-rail
- Support for PCI atomics with IB transports
- Reduced UCP address size for homogeneous environments

V1.6.1

- Add Bull Atos HCA device IDs
- Azure Pipelines CI Infrastructure
- Clang static checker
RECENT DEVELOPMENT v1.7.0 (rc1)

- Added support for multiple listening transports
- Added UCT socket-based connection manager transport
- Updated API for UCT component management
- Added API to retrieve the listening port
- Added UCP active message API
- Removed deprecated API for querying UCT memory domains
- Refactored server/client examples
- Added support for dlopen interception in UCM
- Added support for PCIe atomics
- Updated Java API: added support for most of UCP layer operations
- Updated support for Mellanox DevX API
- Added multiple UCT/TCP transport performance optimizations
- Optimized memcpy() for Intel platforms
Preliminary Release Schedule 2020

UCX annual release schedule

- v1.8.0 - April ‘20
- v1.9.0 - August ‘20
- v1.10.0 - December ‘20

Major release
Feature freeze (release branch fork)
Coming soon - 2020

- **UCX Python / UCP-Py**
  - [https://github.com/rapidsai/ucx-py](https://github.com/rapidsai/ucx-py)
  - Already integrated Dask and Rapids AI

- **UCX Java**
  - Java API official UCX release

- **Spark UCX**
  - [www.sparkucx.org](http://www.sparkucx.org)
  - [https://github.com/openucx/sparkucx](https://github.com/openucx/sparkucx)

- **Collective API**
  - For more details see collective API pull requests at github

- **Enhanced Active Message API**

- **FreeBSD and MacOS**

- **Improved documentation**
Save the date!

- UCX Hackathon: December 9-12 (Registration required)
- Austin, TX
Laptop Stickers
Presenters

- Arm
- Los Alamos National Laboratory
- Mellanox
- Argonne National Laboratory
- Stony Brook
- Charm++
- AMD
- ORNL
- Nvidia
- OSU
UCX on ThunderX2 (arm v8) at Scale
Recent Numbers: Arm + InfiniBand ConnectX6 2x200 Gb/s

<table>
<thead>
<tr>
<th></th>
<th>Put Ping-Pong Latency, 8B (usec)</th>
<th>Put Injection Rate, 8B (MPP/s)</th>
</tr>
</thead>
<tbody>
<tr>
<td>UCX-UCT (low level),</td>
<td>0.72</td>
<td>16.3</td>
</tr>
<tr>
<td>Accelerated</td>
<td></td>
<td></td>
</tr>
<tr>
<td>UCX-UCT (low level),</td>
<td>0.75</td>
<td>5.9</td>
</tr>
<tr>
<td>Verbs</td>
<td></td>
<td></td>
</tr>
<tr>
<td>Verbs, IB_WRTIE_LAT/BW</td>
<td>0.95</td>
<td>32 (Post List, 2 QPs)</td>
</tr>
<tr>
<td>UCP, Verbs</td>
<td>1.07</td>
<td>5.6</td>
</tr>
<tr>
<td>UCP, Accelerated</td>
<td>0.81</td>
<td>15.9</td>
</tr>
</tbody>
</table>

- ConnectX-6 200Gbs X 2 / port 1<->2 (no switch)
- PCIe Gen4
- Internal UCX version (will be unstreamed)
UCX
Mellanox Update
November 2019
High-level overview

Applications

HPC (MPI, SHMEM, …)  Storage, RPC, AI  Web 2.0 (Spark, Hadoop)

UCP – High Level API (Protocols)
Transport selection, multi-rail, fragmentation

HPC API:
tag matching, active messages
I/O API:
Stream, RPC, remote memory access, atomics
Connection establishment:
client/server, external

UCT – Low Level API (Transports)

RDMA  GPU / Accelerators  Others
RC  DCT  UD  iWarp  CUDA  AMD/ROCM  Shared memory  TCP  OmniPath  Cray
OFA Verbs Driver  Cuda  ROCM

Hardware

© 2018 Mellanox Technologies
UCX v1.7 Advantages

- UCX is the default communication substrate for HPC-X AND many open source HPC Runtimes
  - Open MPI and OSHMEM
  - HCOLL
  - BUPC (UCX conduit, WIP)
  - Charm++/UCX
  - NCCL/UCX – WIP
  - MPICH
  - SparkUCX - WIP
- Java and Python bindings
- Full support for GPU Direct RDMA, GDR copy, and CUDA IPC
- CUDA aware - three-stage pipelining protocol
- Support for HCA atomics including new bitwise atomics
- Shared memory (CMA, KNEM, xpmem, SysV, mmap)
- Support for non-blocking memory registration and On-Demand Paging ODP
- Multithreaded support
- Support for hardware tag matching
- Support for multi-rail and socket direct
- Support for PCIe atomics
- Support for MEMIC – HCA memory
- In-box in many Linux distros, and more to come
Unified Communication X

UNIFYING Network and GPU Communication Seamlessly, Transparently, Elegantly
Open MPI / UCX
CUDA aware UCX

- CUDA Aware Tag API for data movement on GPU clusters
- Intra-node GPU-GPU, GPU-HOST, HOST-GPU
- Inter-node GPU-GPU, GPU-HOST, HOST-GPU
- Optimal protocols
  - GPUDirectRDMA
  - CUDA-IPC
  - GDRCOPY
  - Pipelining
- Efficient memory type detection
Performance: System and Software description

Hardware

- Summit Supercomputer
  - GPU: 6 x Tesla V100 NVLink
  - HCA: ConnectX-5
  - CPU: PowerPC

Software

- CUDA 10.1
- OpenMPI-4.0.2
- UCX 1.7
  - Tuning
  - UCX_RNDV_SCHEME=get_zcopy
  - UCX_RNDV_THRESH=1
System Architecture

- Port 0
- Port 1
- IB
- P9
- GPU0

2 lane NVLink: Between GPU-GPU and CPU_GPU
8 lane PCIe Gen4
EDR Infiniband Interconnect
Inter processor X-Bus
HBM2
OMB: Latency & Bandwidth

[Graph showing latency and bandwidth comparison between different technologies]
## Performance Summary

<table>
<thead>
<tr>
<th></th>
<th>GPU HBM2</th>
<th>2-Lane NVLink GPU-GPU</th>
<th>2-Lane NVLink CPU-GPU</th>
<th>IB EDR x2 GPU-GPU</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Theoretical Peak BW</strong></td>
<td>900 GB/s</td>
<td>50 GB/s</td>
<td>50 GB/s</td>
<td>25 GB/s</td>
</tr>
<tr>
<td><strong>Available Peak BW</strong></td>
<td>723.97 GB/s</td>
<td>46.88 GB/s</td>
<td>46 GB/s</td>
<td>23.84 GB/s</td>
</tr>
<tr>
<td><strong>UCX Peak BW</strong></td>
<td>349.6 GB/s</td>
<td>45.7 GB/s</td>
<td>23.7 GB/s</td>
<td>22.7 GB/s</td>
</tr>
<tr>
<td><strong>% Peak</strong></td>
<td>48.3%</td>
<td>97.5%</td>
<td>51.5%</td>
<td>95.2%</td>
</tr>
</tbody>
</table>
MPICH / UCX
Performance: System and Software description

Hardware

- Summit Supercomputer
  - GPU: 6 x Tesla V100 NVLink
  - HCA: ConnectX-5
  - CPU: PowerPC

Software

- CUDA 10.1
- MPICH
  - master branch (12b9d564fa13d12d11463d4405db04d3354314f3)
- UCX 1.7
  - Tuning
    - UCX_RNDV_SCHEME=get_zcopy
    - UCX_RNDV_THRESH=1
osu_latency, osu_bandwidth
# Performance Summary

<table>
<thead>
<tr>
<th></th>
<th>GPU HBM2</th>
<th>2-Lane NVLink GPU-GPU</th>
<th>2-Lane NVLink CPU-GPU</th>
<th>IB EDR x2 GPU-GPU</th>
</tr>
</thead>
<tbody>
<tr>
<td><strong>Theoretical Peak BW</strong></td>
<td>900</td>
<td>50</td>
<td>50</td>
<td>25</td>
</tr>
<tr>
<td><strong>Available Peak BW</strong></td>
<td>723.97</td>
<td>46.88</td>
<td>46</td>
<td>23.84</td>
</tr>
<tr>
<td><strong>UCX Peak BW</strong></td>
<td>346.6</td>
<td>46.6</td>
<td>23.7</td>
<td>22.6</td>
</tr>
<tr>
<td><strong>% Peak</strong></td>
<td>47.87%</td>
<td>99.40%</td>
<td>51.52%</td>
<td>94.80%</td>
</tr>
</tbody>
</table>
Collective: osu_allreduce

4B, osu_allreduce -cuda; MPICH w/HCOLL

4K, osu_allreduce -cuda; MPICH w/HCOLL

32K, osu_allreduce -cuda; MPICH w/HCOLL

1MB, osu_allreduce -cuda; MPICH w/HCOLL
NCCL / UCX
NCCL Inter-Node P2P Communication Plugin

Key Features

- Replaces inter-node point-to-point communication
- Dedicated API exposed by NCCL
- Three-phased communication
  - Connection establishment
  - Data transfer
  - Connection Closure

API

- Connection establishment
  - Listen, Connect, Accept
- Data transfer (Non-Blocking)
  - Send, Receive, Test
- Connection Closure
  - CloseListen, CloseSend, CloseReceive
System and Software description

Hardware
- 32 Nodes of Summit Supercomputer
  - GPU: 6 x Tesla V100 NVLink
  - HCA: 1 x ConnectX-5
  - CPU: PowerPC

Software
- Nvidia NCCL 2.4.7
- CUDA 10.1
- UCX 1.7
  - Tuning
    - UCX_RNDV_SCHEME=get_zcopy
    - UCX_RNDV_THRESH=1
- NCCL UCX plugin – HPC-X v2.6 preview
NCCL Internal Verbs vs NCCL UCX Plugin

- UCX plugin outperforms NCCL Verbs implementation up to 13% on large messages
Unified Communication X

Scaling Microsoft Azure HPC with HPC-X/UCX
Azure HPC HBv2 virtual machines for HPC

- State of the art VMs feature a wealth of new technology, including:
  - AMD EPYC 7742 CPUs (Rome)
  - 2.45 GHz Base clock / 3.3 GHz Boost clock
  - 480 MB L3 cache, 480 GB RAM
  - 340 GB/s of Memory Bandwidth
  - 200 Gbps HDR InfiniBand (SRIOV) with Adaptive Routing
  - 900 GB SSD (NVMeDirect)
Star-CCM + on HBv2

App: Siemens Star-CCM+
Version: 14.06.004
Model: LeMans 100M Coupled Solver
Configuration Details: 116 MPI ranks were run (4 ranks from each of 29 NUMA) in each HBv2 VM in order to leave nominal resources to run Linux background processes. In addition, Adaptive Routing was enabled and DCT (Dynamic Connected Transport) was used as the transport layer, while HPC-X version 2.50 (UCX v1.6) was used for MPI. Azure CentOS HPC 7.6 image was used from https://github.com/Azure/azhpc-images

Summary: Star-CCM+ was scaled at 81% efficiency to nearly 15,000 MPI ranks delivering an application speedup of more than 12,000x. This compares favorably to Azure’s previous best of more than 11,500 MPI ranks, which itself was a world-record for MPI scalability on the public cloud.
ANSYS Fluent on HBv2

- **App:** ANSYS Fluent
- **Version:** 14.06.004
- **Model:** External Flow over a Formula-1 Race Car (f1_racecar_140m)
- **Configuration Details:** 60 MPI ranks were run (2 out of 4 cores per NUMA) in each HBv2 VM in order to leave nominal resources to run Linux background processes and give ~6 GB/s of memory bandwidth per core. In addition, Adaptive Routing was enabled and DCT (Dynamic Connected Transport) was used as the transport layer, while **HPC-X version 2.50 (UCX v1.6) was used for MPI.** Azure CentOS HPC 7.6 image was used from [https://github.com/Azure/azhpc-images](https://github.com/Azure/azhpc-images)
- **Summary:** HBv2 VMs scale super linearly (112%) up to the top end measured number of VMs (128). The Fluent Solver Rating measured at this top-end level of scale is 83% more performance than the current leader submission on ANSYS public database for this model ([https://bit.ly/2OdAExM](https://bit.ly/2OdAExM)).
Thank You
UCX Support in MPICH

Yanfei Guo
Assistant Computer Scientist
Argonne National Laboratory
Email: yguo@anl.gov
MPICH layered structure: CH4

MPI Layer

- Platform independent code
  - Collectives
  - Communicator management

CH4

- “Netmods”
  - Provide all functionality either natively, or by calling back to “generic” implementation

ucx, ofi

- “Shmmods”
  - Implements some mandatory functionality
  - Can override any amount of optional functionality (e.g. better bcast, better barrier)

SHM

posix, xpmem, cma

- “Generic”
  - Packet headers + handlers

CH4 Generic
Benefit of using UCX in MPICH

- Separating general optimizations and device specific optimizations
  - Lightweight and high-performance communication
    - Native communication support
  - Simple and easy to maintain
  - MPI can benefit from new hardware quicker

- Better hardware support
  - Accelerated verbs with Mellanox hardware
  - Support for GPUs
MPICH/UCX with Accelerated Verbs

- UCX_TLS=rc_mlx5,cm
- Lower overhead
  - Low latency
  - Higher message rate

OSU Latency: **0.99us**
OSU BW: **12064.12 MB/s**
Argonne JLSE Thing Cluster
- Intel E5-2699v3 @ 2.3 GHz
- Connect-X 4 EDR
- HPC-X 2.2.0, OFED 4.4-2.0.7
MPICH/UCX with Accelerated Verbs

- **pt2pt latency**
- **MPI_Get Latency**
- **MPI_Put Latency**

Graphs showing latency (us) vs. message size (bytes) for different operations with and without Accelerated Verbs.
Argonne JLSE Thing Cluster
- Intel E5-2699v3 @ 2.3 GHz
- Connect-X 4 EDR
- HPC-X 2.2.0, OFED 4.4-2.0.7
6 nodes, ppn=1
UCX Support in MPICH

- UCX Netmod Development
  - MPICH Team
  - Mellanox
  - NVIDIA

- MPICH 3.3.2 just released, 3.4a2 coming soon
  - Includes an embedded UCX 1.6.1

- Native path
  - pt2pt (with pack/unpack callbacks for non-contig buffers)
  - contiguous put/get rma for win_create/win_allocate windows

- Emulation path is CH4 active messages (hdr + data)
  - Layered over UCX tagged API

- Not yet supported
  - MPI dynamic processes
Hackathon on MPICH/UCX

- Earlier Hackathons with Mellanox
  - Full HCOLL and UCX integration in MPICH 3.3
    • Including HCOLL non-contig datatypes
  - MPICH CUDA support using UCX and HCOLL, tested and documented
  - Support for FP16 datatype (non-standard, MPIX)
  - IBM XL and ARM HPC Compiler support
  - Extended UCX RMA functionality, under review
    • [https://github.com/pmodels/mpich/pull/3398](https://github.com/pmodels/mpich/pull/3398)
Upcoming plans

- Native UCX atomics
  - Enable when user supplies certain info hints
  - [https://github.com/pmodels/mpich/pull/3398](https://github.com/pmodels/mpich/pull/3398)

- Extended CUDA support
  - Handle non-contig datatypes
  - [https://github.com/pmodels/mpich/pull/3411](https://github.com/pmodels/mpich/pull/3411)
  - [https://github.com/pmodels/mpich/issues/3519](https://github.com/pmodels/mpich/issues/3519)

- Better MPI_THREAD_MULTIPLE support
  - Utilizing multiple workers (Rohit looking into this now)

- Extend support for FP16
  - Support for C_Float16 available in some compilers (MPIX_C_FLOAT16)
  - Missing support when GPU/Network support FP16 but CPU does not
MPICH

- http://github.com/pmodels/mpich
  - Submit an issue or pull request!
- Schedule a hackathon

Enabling Low-Overhead Multi-threaded Communication in OpenSHMEM using UCX

Wenbin Lu
Tony Curtis
Barbara Chapman

UCX BoF SC19, Denver, CO
November 19th, 2019
UCX Networking Layer for Charm++

UCX Community BoF
SC 19

Nitin Bhat
Software Engineer
Charmworks Inc.
What is Charm++?

- Charm++ is a generalized approach to writing parallel programs
  - An alternative to the likes of MPI, UPC, GA, etc.
  - But not sequential languages such as C, C++, and Fortran

- Represents:
  - The style of writing parallel programs
  - The runtime system
  - And the entire ecosystem that surrounds it

- Three design principles:
  - Over-decomposition, Migratability, Asynchrony

- Enables:
  - Load Balancing, Shrink Expand, Fault Tolerance
Why we needed a new layer?

- Verbs layer was difficult to maintain/not working on new InfiniBand machines
- MPI layer was not scaling well
- We are interested in the runtime (and not so much on networking layers) so we wanted a portable and performant layer
- UCX offered
  - Portability
  - High performance
  - Ease of maintenance
Charm++ Architecture

- Applications
  - Libs
  - Langs
  - Charm++ Programming Model
    - Converse Runtime System
      - Low Level Runtime System Interface (LRTS)
        - uGNI
        - verbs
        - libfabric
        - MPI
        - TCP/IP
        - UCX
        - More machine layers
UCX Machine Layer Implementation

- **Init**
  - Process management: `simple pmi/slurm pmi/PMIx`
  - Each process:
    - `ucp_init`
    - `ucp_worker_create`
    - `ucp_ep_create`
    - Prepost recv buffers: `ucp_tag_recv_nb`

- **Regular API**
  - Send: `ucp_tag_send_nb`
  - Recv: `ucp_tag_recv_nb/ucp_tag_msg_recv_nb`

- **Zero copy API**
  - Send metadata message using Regular API
  - RDMA operations using `ucp_put_nb/ucp_get_nb`
Micro Benchmarks
Charm++ p2p Pingpong Benchmark - Frontera (TACC)

- Up to 47% better than MPI

Point to Point Pingpong

Intel Xeon 8280, HDR100 InfiniBand
Charm++ p2p Pingpong Benchmark - Thor (HPC Advisory Council)

- Up to 63% better than MPI

<table>
<thead>
<tr>
<th>Message Size (Bytes)</th>
<th>UCX</th>
<th>MPI</th>
</tr>
</thead>
<tbody>
<tr>
<td>32</td>
<td></td>
<td></td>
</tr>
<tr>
<td>64</td>
<td></td>
<td></td>
</tr>
<tr>
<td>128</td>
<td></td>
<td></td>
</tr>
<tr>
<td>256</td>
<td></td>
<td></td>
</tr>
<tr>
<td>512</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1024</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2048</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4096</td>
<td></td>
<td></td>
</tr>
<tr>
<td>8192</td>
<td></td>
<td></td>
</tr>
<tr>
<td>16384</td>
<td></td>
<td></td>
</tr>
<tr>
<td>32768</td>
<td></td>
<td></td>
</tr>
<tr>
<td>65536</td>
<td></td>
<td></td>
</tr>
<tr>
<td>131072</td>
<td></td>
<td></td>
</tr>
<tr>
<td>262144</td>
<td></td>
<td></td>
</tr>
<tr>
<td>524288</td>
<td></td>
<td></td>
</tr>
<tr>
<td>1048576</td>
<td></td>
<td></td>
</tr>
<tr>
<td>2097152</td>
<td></td>
<td></td>
</tr>
<tr>
<td>4194304</td>
<td></td>
<td></td>
</tr>
</tbody>
</table>

Intel Broadwell E5-2697A, HDR100 InfiniBand
Charm++ p2p Pingpong Benchmark - Thor (HPC Advisory Council)

- Up to 87% better than Verbs

Intel Broadwell E5-2697A, HDR100 InfiniBand
Application Performance
NAMD

- Nanoscale Molecular Dynamics (NAMD), is a parallel molecular dynamics code designed for high-performance simulation of large biomolecular systems

- NAMD scales to hundreds of cores for typical simulations and beyond 500,000 cores for the largest simulations

- NAMD is written using Charm++ parallel programming model

- It is noted for its parallel efficiency and is often used to simulate large systems (millions of atoms)
NAMD (STMV) - Thor

- UCX Machine Layer is 4% faster than MPI Machine Layer for STMV (1M)

Intel Broadwell E5-2697A, EDR InfiniBand
ChaNGa

- Cosmological simulation framework "ChaNGa" is a collaborative project with Prof. Thomas Quinn (University of Washington) supported by the NSF
- ChaNGa (Charm N-body GrAvity solver) is a code to perform collisionless N-body simulations
- ChaNGa can perform cosmological simulations with periodic boundary conditions in comoving coordinates or simulations of isolated stellar systems
- ChaNGa’s uses dynamic load balancing scheme of the Charm++ runtime system to obtain good performance on parallel systems
ChaNGa (dwf 5M) – Thor

- UCX Machine provides 49% higher performance at 16 nodes
- UCX Machine provides 161% higher performance at 32 nodes
- Performance reduction demonstrated with MPI Machine Layer beyond of 16 nodes

Intel Broadwell E5-2697A, EDR InfiniBand
ChaNGa (dwf 50M) - Thor

- UCX Machine provides 104% higher performance at 8 nodes
- UCX Machine provides 200% higher performance at 16 nodes
- Performance reduction demonstrated with MPI Machine Layer beyond of 16 nodes

Intel Broadwell E5-2697A, EDR InfiniBand
ChaNGa (dwf 5M) - Frontera (TACC)

- Initial results

**ChaNGa**

(dwfl.2048)

<table>
<thead>
<tr>
<th>Number of Nodes</th>
<th>Jobs/day</th>
</tr>
</thead>
<tbody>
<tr>
<td>1</td>
<td></td>
</tr>
<tr>
<td>2</td>
<td></td>
</tr>
<tr>
<td>4</td>
<td></td>
</tr>
<tr>
<td>8</td>
<td></td>
</tr>
<tr>
<td>16</td>
<td></td>
</tr>
<tr>
<td>32</td>
<td></td>
</tr>
</tbody>
</table>

**Intel Xeon 8280, HDR100 InfiniBand**
ChaNGa (h148 - 550M) - Frontera (TACC)

- Milky way with a supermassive Black hole in the middle

Intel Xeon 8280, HDR100 InfiniBand
Conclusions and Future work

- UCX layer has been a performant layer as shown by initial testing and results.

Future work

- Testing on machines with other vendor networks (uGNI, PAMI etc.)
- Performance analysis and tuning
Acknowledgements

- Mellanox
  - Ophir Maor
  - Yong Qin
  - Mikhail Brinskii
  - Yossi Itigin

- Charmworks, Inc
  - Evan Ramos
  - Eric Bohm
  - Sam White
Thank You
Extra Slides
Charm++ bcast Ping All Benchmark – Frontera (TACC)

Ping All Benchmark

Number of Nodes

Ping and Reduce Time (us)

- 256 B - UCX
- 256 B - MPI
- 65 KB - UCX
- 65 KB - MPI
- 1 MB - UCX
- 1 MB - MPI
- 16 MB - UCX
- 16 MB - MPI
Charm++ p2p Pingpong Benchmark – iForge (NCSA)

Point to Point Pingpong

One way Time (us)

Message Size (Bytes)

- UCX
- MPI
- Verbs
ChaNGa (dwf 5M) UCX Performance Optimizations

- UCX Machine provides 33% higher performance when optimized comparing to out of the box performance

![Graph showing performance comparison between UCX configurations](image)

Intel Broadwell E5-2697A, EDR InfiniBand
ROCM UCX INTEGRATION
UCX community BoF
Supercomputing 2019
Next generation open source HPC communication framework

Built off the foundation of MXM, UCCS, PAMI

Broad Industry support including:
- IBM, ARM, LANL, Mellanox, NVIDIA, ORNL, SBU, UT, UH and AMD

Rich platform for supporting MPI, OpenSHMEM, PGAS
ROCM SOFTWARE PLATFORM
An Open Source foundation for Hyper Scale and HPC-class GPU computing

- **Graphics core next headless Linux® 64-bit driver**
  - Large memory single allocation
  - Peer-to-Peer Multi-GPU
  - Peer-to-Peer with RDMA
  - Systems management API and tools

- **HSA drives rich capabilities into the ROCm hardware and software**
  - User mode queues
  - Architected queuing language
  - Flat memory addressing
  - Atomic memory transactions
  - Process concurrency & preemption

- **Rich compiler foundation for HPC developer**
  - LLVM native GCN ISA code generation
  - Offline compilation support
  - Standardized loader and code object format
  - GCN ISA assembler and disassembler
  - Full documentation to GCN ISA

- **“Open Source” tools and libraries**
  - Rich Set of “Open Source” math libraries
  - Tuned “Deep Learning” frameworks
  - Optimized parallel programming frameworks
  - CodeXL profiler and GDB debugging
## ANNOUNCING ROCM 3.0:
PRE-EXASCALE STACK FOR HPC & ML

### AMD EXASCALE STACK

<table>
<thead>
<tr>
<th>Applications</th>
<th>HPC Apps</th>
<th>ML Frameworks</th>
</tr>
</thead>
<tbody>
<tr>
<td>Cluster Deployment</td>
<td>Singularity</td>
<td>Docker</td>
</tr>
<tr>
<td>Tools</td>
<td>Debugger</td>
<td>Profiler, Tracer</td>
</tr>
<tr>
<td>Portability Frameworks</td>
<td>Kokkos</td>
<td>RAJA</td>
</tr>
<tr>
<td>Math Libraries</td>
<td>RNG, FFT</td>
<td>Sparse</td>
</tr>
<tr>
<td>Scale-out Comm. Libraries</td>
<td>OpenMPI</td>
<td>UCX</td>
</tr>
<tr>
<td>Programming Models</td>
<td>OpenMP</td>
<td>HIP</td>
</tr>
<tr>
<td>Processors</td>
<td>CPU + GPU</td>
<td></td>
</tr>
</tbody>
</table>

OpenMP for GPUs
100% Open
Makes CUDA Portable
PyTorch, TensorFlow Up-streamed
Datacenter-Ready at Scale
ROCm for Distributed Systems

CPU can directly access to GPU memory
- Expose entire GPU frame buffer as addressable memory through PCIe BAR (LargeBar feature)
- Map GPU pages to CPU pages that allow CPU to directly load/store from/to GPU memory

HCA to directly access GPU memory : ROCnRDMA feature
- Leverages Mellanox’s PeerDirect feature
- Allows IB HCA to directly read/write data from/to GPU memory
- Available and enabled by default in ROCm
- Integrated into ROCm drivers

IPC for intra-node communication
- ROCm-IPC in UCT for interprocess communications among GPUs
- Improvement from the original CMA TL
UCX OVER ROCM: INTRA-NODE SUPPORT

- Improvements for ROCm support
  - `rocm_ipc`: for intra-node cross process zcopy, support ROCm or host memory
  - `rocm_cpy`: for intra-process short and zcopy, support ROCm or host memory
  - `rocm_gdr`: use gdr_copy for fast read speed from GPU device memory
  - Enabled perftest and gtest for ROCm support

- ROCM-IPC provides efficient support for large messages
  - 1.61 us for 16 Bytes, 36 us for 512KBytes transfer for intra-node (D-D)
  - 33 GB/s for 32MBytes for intranode D-D transfer over Infinity Fabric

- Test Configuration:
  - AMD Radeon Instinct MI50 GPUs on PCIe Gen3 platform
  - Hip-ified OSU Micro Benchmarks
UCX OVER ROCM: INTER-NODE SUPPORT

- Takes advantage of LargeBar capability to support eager protocols
  - Eager protocols can run directly from GPU buffers
- Integrated ROCnRDMA to design rendezvous (RNDV) protocols
- Optimization and tuning work to be continued
  - Enhanced and optimized GPU-Aware protocols for pipeline

- Performance shown UCX over ROCm
  - 2.9 us for 4 Bytes transfer for inter-nodes
  - Full EDR IB bandwidth achieved on large messages

- Expect EPYC Rome Gen4 platform to deliver full HDR IB bandwidth with MI50
  - HDR IB, GPU device and EPYC Rome platform are PCIe Gen4 capable

- Test Configuration:
  - AMD Radeon Instinct MI50 GPUs on x86 PCIe Gen3 platform
  - Mellanox ConnectX-5 EDR InfiniBand
  - HIP-ified OSU Micro Benchmarks
DISCLAIMERS AND ATTRIBUTIONS

The information contained herein is for informational purposes only, and is subject to change without notice. Timelines, roadmaps, and/or product release dates shown in these slides are plans only and subject to change. “Polaris”, “Vega”, “Radeon Vega”, “Navi”, “Zen” and “Naples” are codenames for AMD architectures, and are not product names.

While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD’s products are as set forth in a signed agreement between the parties or in AMD’s Standard Terms and Conditions of Sale.

The information contained herein is for informational purposes only, and is subject to change without notice. While every precaution has been taken in the preparation of this document, it may contain technical inaccuracies, omissions and typographical errors, and AMD is under no obligation to update or otherwise correct this information. Advanced Micro Devices, Inc. makes no representations or warranties with respect to the accuracy or completeness of the contents of this document, and assumes no liability of any kind, including the implied warranties of noninfringement, merchantability or fitness for particular purposes, with respect to the operation or use of AMD hardware, software or other products described herein. No license, including implied or arising by estoppel, to any intellectual property rights is granted by this document. Terms and limitations applicable to the purchase or use of AMD’s products are as set forth in a signed agreement between the parties or in AMD's Standard Terms and Conditions of Sale. GD-18

©2019 Advanced Micro Devices, Inc. All rights reserved. AMD, the AMD Arrow logo, Ryzen, Threadripper, EPYC, and combinations thereof are trademarks of Advanced Micro Devices, Inc. Other product names used in this publication are for identification purposes only and may be trademarks of their respective companies.
UCX @ ORNL

- UCX has been deployed at ORNL:
  - Summit: Power9+NVIDIA
  - DGX-2 systems: x84+NVIDIA
  - Visualization Clusters (Rhea)
  - Wombat: ARM+NVIDIA

- Performance Portable "communication API" between “diverse” set of architectures

- Helping co-designing next generation PM: RDMA/OpenSHMEM, Python/Dask for HPC, Accelerator-based

- Help us to evaluate new systems “very fast” and efficiently.
**NVIDIA+ARM** evaluation on “Wombat” (NCCS) used UCX

**Applications:**

- CoMet
- LAMMPS
- NAMD
- VMD
- DCA++
- Gromacs
- Gamera
- LSMS

**Benchmarks & Mini-apps:**

- BabelStream
- Tea Leaf
- Clover Leaf
- MiniSweep
- SNAP
- Patatrack

**Hardware:**

- HPE Apollo 70 Preproduction nodes
- CPU: ARM ThunderX2
  - 2 Sockets, 28 Cores/socket, 4 threads/per core, 2.0GHz, 256 GB RAM
- GPU's: NVIDIA Volta GV100 (2 per node) with 32 GB HBM2 each
- 4 nodes with NVIDIA GPUs
- EDR InfiniBand

**Software:**

- Kokkos
- Open MPI
- CUDA / CUDA
- UCX
- Magma SLATE

DASK + UCX on DGX-1

Helping converge HPC to Data Sciences, AI, and BigData

- Science mission loves Python
  - Easy to learn, free, numpy is similar to MATLAB
- RAPIDS
  - Open source data science python libraries
  - Single thread multi accelerator
- DASK
  - Distributed tasking framework for python
- UCX
  - Client-server model, python bindings, efficient RDMA, etc

Source: Matthew Rocklin, Rick Zamora, Experiments in High Performance Networking with UCX and DGX
https://blog.dask.org/2019/06/09/ucx-dgx
NVIDIA UCX UPDATE

Akshay Venkatesh, Sreeram Potluri, CJ Newburn
ENABLING HPC AND DATA SCIENCES
Providing a Common CUDA-aware Runtime

- MPI
  - OpenMPI
  - MPICH
  - Parastation MPI

- Dask
  - RAPIDS / CuML
Preliminary Results

**osu_bw (inter-node D-to-D)**

![Graph showing throughput in GiB/s against size in byte for PS-MPI and PS-MPI (Staging)]

**Two JUWELS nodes @ JSC**
- Dual-socket Intel Xeon Gold 6148
- Dual EDR-InfiniBand (ConnectX-4)
- 4x Nvidia V100 GPU
- OSU Bandwidth (5.6.2)
- Compiled using GCC/8.3.0
- UCX v1.7.0rc1

November 19th, 2019  ParTec  ·  CUDA Awareness for ParaStation Modulo
DASK AND RAPIDS

- RAPIDS uses dask-distributed for data distribution over python sockets
- Communication of python objects backed by GPU buffers needed
- Critical to leverage IB, NVLINK, Sockets
FEATURES IN UCX-PY AND UCX

- Python interface
  - Coroutine support
  - CUDA-array interface to move device memory-backed objects
- Interoperability with coroutines
  - blocking progress with CUDA transport
- Client-server API
  - support with sockets and IB
DEVICE MEMORY BANDWIDTH
Cupy bandwidth between 2 Summit nodes

![Bandwidth Graph]

- **Message Size**:
  - 10MB: Cupy 7.31 GB/s, Native 9.2 GB/s
  - 20MB: Cupy 8.87 GB/s, Native 9.4 GB/s
  - 40MB: Cupy 9.85 GB/s, Native 10.3 GB/s
  - 50MB: Cupy 10.1 GB/s, Native 10.7 GB/s

- **Bandwidth GB/s**
  - X-axis: Message Size
  - Y-axis: Bandwidth GB/s

- **Legend**:
  - Cupy
  - Native
SUPPORT FOR CUDA_VISIBLE_DEVICES
Leveraging P2P and NVLink

- Job managers like SLURM to carve out GPUs within a node for ranks using CUDA_VISIBLE_DEVICES
- Also used by task schedulers like DASK
- CUDA 10.1 enabled CUDA-IPC between devices in different visibility domains
- UCX now leverages this feature
PERFORMANCE ACROSS PLATFORMS

3-state Pipelining

- Increasing use on high-end as well as low end servers
- GPUDirect RDMA is not performant on all platforms
  - Limited PCIe P2P performance on most CPUs
- Efficient staging to host is required
  - Need for broader platform support
  - Addressed in UCX master (Mellanox contribution)
3-STAGE PIPELINE PERFORMANCE

Bandwidth (MB/s)

GPU and NIC connected by PCIe Switch

Bandwidth (MB/s)

GPU and NIC connected to CPU

V100, CX6, Sandy Bridge
FUTURE FEATURES

- Topology aware NIC and threshold selection
- Extend 3-stage pipeline for intra-node cases and managed memory
- Optimizations for cloud deployments
- GPU-support with UCX Java-bindings
EFFECT OF GPU-HCA AFFINITY
DGX-1, V100, CX-5: Inter-node osu_mbw_mr

Bandwidth (MB/s)

- 4-pairs (w/o affinity)
- 4-pairs (w/ affinity)
- 1-pair (w/o affinity)
- 1-pairs (w/ affinity)
FUTURE DIRECTIONS

• Open source reference implementation of CUDA-aware runtime
• Enabling HPC and Data Science libraries/platforms
• Optimize across architectures in bare metal and cloud
THANK YOU
Enhancing MPI Communication using Hardware Tag Matching: The MVAPICH Approach

Talk at UCX BoF (SC ‘19) by

Dhabaleswar K. (DK) Panda
The Ohio State University
E-mail: panda@cse.ohio-state.edu
http://www.cse.ohio-state.edu/~panda
Introduction, Motivation, and Challenge

• HPC applications require high-performance, low overhead data paths that provide
  – Low latency
  – High bandwidth
  – High message rate
  – Good overlap of computation with communication

• Hardware Offloaded Tag Matching

• Can we exploit tag matching support in UCX into existing HPC middleware to extract peak performance and overlap?
Overview of the MVAPICH2 Project

- High Performance open-source MPI Library for InfiniBand, Omni-Path, Ethernet/iWARP, and RDMA over Converged Ethernet (RoCE)
  - MVAPICH (MPI-1), MVAPICH2 (MPI-2.2 and MPI-3.1), Started in 2001, First version available in 2002 (SC ’02)
  - MVAPICH2-X (MPI + PGAS), Available since 2011
  - Support for GPGPUs (MVAPICH2-GDR) and MIC (MVAPICH2-MIC), Available since 2014
  - Support for Virtualization (MVAPICH2-Virt), Available since 2015
  - Support for Energy-Awareness (MVAPICH2-EA), Available since 2015
  - Support for InfiniBand Network Analysis and Monitoring (OSU INAM) since 2015
- Used by more than 3,050 organizations in 89 countries
- More than 615,000 (> 0.6 million) downloads from the OSU site directly
- Empowering many TOP500 clusters (Nov ‘19 ranking)
  - 3rd, 10,649,600-core (Sunway TaihuLight) at National Supercomputing Center in Wuxi, China
  - 5th, 448,448 cores (Frontera) at TACC
  - 8th, 391,680 cores (ABCI) in Japan
  - 14th, 570,020 cores (Neurion) in South Korea and many others
- Available with software stacks of many vendors and Linux Distros (RedHat, SuSE, and OpenHPC)

- [http://mvapich.cse.ohio-state.edu](http://mvapich.cse.ohio-state.edu) Partner in the #5th TACC Frontera System

- Empowering Top500 systems for over a decade
The MVAPICH Approach

High Performance Parallel Programming Models

- **Message Passing Interface (MPI)**
- **PGAS** (UPC, OpenSHMEM, CAF, UPC++)
- **Hybrid --- MPI + X** (MPI + PGAS + OpenMP/Cilk)

High Performance and Scalable Communication Runtime

Diverse APIs and Mechanisms

- Point-to-point Primitives
- Collectives Algorithms
- Job Startup
- Energy-Awareness
- Remote Memory Access
- I/O and File Systems
- Fault Tolerance
- Virtualization
- Active Messages
- Introspection & Analysis

Support for Modern Networking Technology
(InfiniBand, iWARP, RoCE, Omni-Path, Elastic Fabric Adapter)

- **Transport Protocols**
  - RC
  - XRC
  - UD
  - DC

- **Modern Interconnect Features**
  - UMR
  - ODP
  - SR-IOV
  - Multi Rail

- **Modern HCA Features**
  - Burst
  - Poll
  - Tag Match

- **Modern Switch Features**
  - Multicast
  - SHARP

* Upcoming
Hardware Tag Matching Support

• Offloads the processing of point-to-point MPI messages from the host processor to HCA

• Enables zero copy of MPI message transfers
  – Messages are written directly to the user's buffer without extra buffering and copies

• Provides rendezvous progress offload to HCA
  – Increases the overlap of communication and computation
Impact of Zero Copy MPI Message Passing using HW Tag Matching (Point-to-point)

Removal of intermediate buffering/copies can lead up to 35% performance improvement in latency of medium messages on TACC Frontera
Performance of MPI_Iscatterv using HW Tag Matching on Frontera

- Up to 1.8x Performance Improvement
- Sustained benefits as system size increases
Performance of MPI_Ialltoall using HW Tag Matching on Frontera

- Up to 1.8x Performance Improvement
- Sustained benefits as system size increases
Overlap with MPI_Iscatterv using HW Tag Matching on Frontera

- Maximizing the overlap of communication and computation
- Sustained benefits as system size increases
Overlap with MPI_Ialltoall using HW Tag Matching on Frontera

- Maximizing the overlap of communication and computation
- Sustained benefits as system size increases
Future Plans

- Complete designs are being worked out
- Will be available in the future MVAPICH2 releases
Multiple Events at SC ‘19

• Presentations at OSU Booth (#2094)
  – Members of the MVAPICH, HiBD and HiDL members
  – External speakers
• Presentations at SC main program (Tutorials, Workshops, BoFs, Posters, and Doctoral Showcase)
• Presentation at many other booths (Mellanox, Intel, Microsoft, and AWS) and satellite events
• Complete details available at
  [http://mvapich.cse.ohio-state.edu/conference/752/talks/](http://mvapich.cse.ohio-state.edu/conference/752/talks/)
The UCF Consortium is a collaboration between industry, laboratories, and academia to create production grade communication frameworks and open standards for data centric and high-performance applications.